Here we report a novel linearization and efficiency improvement technique for heterojunction bipolar transistor (HBT)-based Wireless Code Division Multiple Access (WCDMA) power amplifier. A process solution is proposed where a tantalum nitride (TaN) layer is strapped to the HBT base metal layer that resolves the current hogging issue. This is known as the strap ballasting technique. The resistance introduced by TaN improves the linear output power without trading-off its power added efficiency. At supply voltage of 4 V, the strap ballasting methodology improves the adjacent channel leakage ratio by 4.5 dB compared to the conventional base ballasting technique at output power of 28 dBm. The corresponding improvement in power added efficiency is 4%. The maximum output power delivered by power amplifier is 36 dBm. The proposed technique can be employed in the WCDMA power amplifier to minimize the fundamental trade-off issue between linear output power and efficiency.
NEXT-generation radio transmission requires strict linear transmission capability due to the constraint in spectrum allocation. Therefore, the power amplifier (PA) needs to ensure that the adjacent channel leakage ratio (ACLR) criterion is met with in order for the transmitter to transmit high data rate without error 1 . Though gallium nitride (GaN)-based PA is capable of delivering high linear output power, it is found to be sensitive to input impedance which depends on its own gate periphery 2 . Therefore, GaAs power amplifiers, which have enhanced linearity performance compared to CMOS power amplifiers, are currently in demand in consumer communication due to their high-quality passives 3 . However, due to its positive temperature coefficient characteristic, GaAs-based heterojunction bipolar transistor (HBT) is susceptible to thermal runaway phenomenon due to collector current hogging in its unit cell. Thermal runaway results in current gain collapse, which eventually shuts down the unit cell due to self-heating effect 4 . This fundamental issue serves as a design constraint for higher linear output power transmission 5 . Hence, the linearity performance is usually traded-off with the efficiency of PA 6 . The aftermath of the thermal runaway effect is a higher collector current being injected by the designated unit cell. Higher collector current would eventually lead to a dependent chain of increase in the unit cell temperature. Subsequently, the base-emitter voltage of the cell will drop due to the self-heating effect, resulting in collector current hogging in the remaining active unit cell. Current hogging increases the temperature and subsequently shuts down the remaining unit cells. Eventually, it leads to collapse of the total collector current in the transistors. Figure 1 illustrates two unit cells which are connected in parallel. When device 1 is operating at a higher temperature, a drop in the base-emitter voltage increases its collector current, I cc1 . On the other hand, device 2, which runs at a slightly cooler temperature, compensates to maintain the total collector current, I cc by regulating its base emitter voltage resulting in a lower collector correct I cc2 . As shown in Figure 2 , when I cc1 increases I cc2 moves downhill which eventually shuts down device 2. Figure 3 illustrates the gradual degradation in the baseemitter voltage, V be of device 1 as the base current increases proportionally due to the device operating temperature. Figure 2 confirms that the HBT unit cells are subjected to thermal runaway effect. An analytical model has been accordingly presented in predicting this phenomenon to certain accuracy 7 . While designing a PA compatible with the multi-carrier radio modulation schemes such as long term evolution (LTE) and Wireless Code Division Multiple Access (WCDMA), the HBT PA needs to be thermally efficient as the modulation scheme shows a high peak-to-average ratio, which results in increase in the junction temperature of the PA, leading to nonlinear operation 8 . Initially, emitter ballasting concept is implemented to reduce the effect of thermal runaway by suppressing the junction temperature rise threshold 9 . Further improvement is obtained through base ballasting technique as it is proven to exhibit decreasing current gain to temperature dependency characteristic 10 . Bayraktaroglu and Salib 11 proposed that the thermal isolation circuit be integrated between the current source and the power stage as a substitute for the base-ballasting concept. To improve the thermal stability, base ballast resistor was replaced by depletion field effect transistor (FET) 12 . Basically, the depletion FET is integrated to the base of the HBT, which acts as a nonlinear base ballast. On the other hand, Jin Dong et al. 13 proposed an optimized value of base ballast resistor based on thermal feedback network analysis to reduce the trade-off in power gain. Based on computer-aided simulation results, the HBT architecture conceptually requires a smaller base ballast resistor compared to bipolar junction transistor (BJT) 13 . Regardless of the technique, base ballast tends to degrade the power gain of the PA and contributes to the degradation of linear output power 14 . Therefore, in order to counter the aforementioned degradation, efficient linearization techniques are needed 15 . Among them, the prominent techniques include Analog pre-distortion (APD) linearization and digital pre-distortion (DPD) linearization.
The principle operation of APD is the generation of inverse phase and magnitude response of the third (IMD3) and fifth (IMD5) order nonlinearity components to counter the components generated by the PA. For WCDMA application, an integrated cuber predistortion followed by second harmonic injection is proposed to cancel the nonlinearity effects 16 . The cuber predistortion cancels the IMD3 effect, whereas the second harmonic injection minimizes the IMD5 effect. To further improve the linear operating bandwidth, the DPD technique has been introduced. Using DPD an accurate synthesis of the IMD3 and IMD5 coefficients is achieved, thus improving the linearization dynamic range. Therefore, it can be used to linearize highly nonlinear PAs such as the class-D configuration 17 . To improve the accuracy and reduce the processing time, the memory-less DPD technique was introduced which reduces the sampling speed 18 . However, the complexity of implementation and consumption of larger board space are among the disadvantages of the DPD technique. On the other hand, complex efficiency enhancement techniques are needed to prevent the flow of excessive collector current I cc that damages the transistor 19 . To reduce the trade-off between efficiency and linearity, smart power cell network design is proposed to be implemented in the GaAs HBT process 20 . However, this technique utilizes substantial amount of physical ballast resistors followed by inner matching network for each unit cell.
In the present study, a new linearization scheme is proposed for HBT power amplifier. This scheme introduces the concept of integrating strap ballasting which prevents current hogging in the HBT unit cells, thus delivering higher linear output power without trading-off the power added efficiency (PAE). The result shows that the implementation of strap ballasting in the existing HBT process not only prevents current collapse in the devices connected in parallel, but also improves the ACLR by 4 dB for WCDMA protocol. A 4% improvement in PAE is also achieved, which affirms the contribution of integrated strap ballasting.
HBT power cell optimum conduction angle
An optimum conduction angle plays an essential role in determining the linearity performance of the PA. This is because the rise of even and odd order current components is significant as the conduction angle reduces. Hence an optimum operating point is always desired. The collector current waveform is represented as cc ccq max ccq ( ) cos /2 / 2,
where ccq max ccq cos( /2) . I
Hence max cc (cos cos( /2)). 1 cos( /2)
The trigonometric Fourier series (TFS) is applied to analyse eq. (3). TFS is given as cc total dc ccn ccn 1 1 cos( ) sin( ).
Since the collector current waveform in Figure 4 is an even waveform, therefore cc total dc ccn 1 cos( ). 
The DC current, I dc is given by
whereas the magnitude of the nth order collector current components is given by 
From eqs (8)- (13), as the conduction angle increases, the fundamental current component increases due to increase in the DC component. The second-order component, which translates to the second harmonic, has amplitude more than 0 from 0.5 to 1.5. The peak is at 0.8, which is close to class-B biasing. Meanwhile, the third order current component reduces as the conduction angle increases. An interesting observation is found at the conduction angle range  <  < 1.8. In this region, the fundamental component is at the highest and the thirdorder component is at the lowest. In addition, the fifthorder component is constant near the origin. Hence this plot confirms that it is possible to obtain higher fundamental output power, although the PA is not biased at class-A (conduction angle 2) mode. The lowest third and fifth order components on the other hand, promise a linear operation to a certain extent with minimum tradeoff in efficiency. Figure 3 shows the circuit diagram for integrating the strap resistors, R p1 and R p2 . The temperature of device 2 in Figure 3 can be expressed as
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where  jc is the thermal resistance and P d2 is the power dissipated defined as d2 cc2 c .
Substituting P d2 into eq. (14):
The collector and base current of device 2 are expressed as
where I b2 is represented as
resulting in bb cc2 p1 p2
. ||
Substituting eq. (19) into eq. (16) bb jc c ss
where ss p1 p2 || . R R R  Equation (20) shows that an increase in temperature relates to an inverse dependency to the total strap resistance, R ss . Hence an equivalent temperature is preserved at the unit cells inheriting the highlighted relation in eq. (20), which results in uniform current flow among the unit cells ( Figure 4 ). As these strap resistors are not placed in series to the RF input power path of the HBT unit cells, the input power is not subject to distortion. Hence it serves as a significant contribution to the linearity performance of the PA. This can be proved using the following equations. Referring to the power series:
where tot cc1 cc2 .
Since I cc1 = I cc2 as shown in Figure 4 , therefore I tot = 2I cc2 . With this, eq. (21) 
From eq. (24), it can be observed that the magnitude of the third order component, which has a negative impact on the linearity performance of the PA, is greatly reduced with the integration of the strap ballasting technique. Figure 5 illustrates the proposed stack-up for the linear HBT. The strap ballasting resistors are made of tantalum nitride (TaN) layer that is integrated with the base metal layer of the transistor, thus distinguishing it from the typical HBT process. The existing contact and metal 1 (MET1) layers are used as contact points for the integrated strap resistor. Figure 3 depicts the corresponding schematic of these unit cells.
HBT model development and results
The proposed linear HBT model with built-in strap resistance is deployed in a class-AB PA. The performance is then compared with the conventional base ballasting technique. To ensure fair comparison, both PAs are biased at the optimum conduction angle of 1.3 that has been calculated in the earlier section. The linear HBT model is designed and simulated with 3D EM simulation software. Figure 6 depicts the schematic of both PAs. Twenty devices are integrated in parallel.
The proposed linear HBT model has been verified for linear transmission capability by simulating the ACLR and power spectrum. Figure 7 compares the power spectrum of the two techniques, which obviously shows that strap ballasting has a lower adjacent power. Figure 7 concludes the strap ballasting concept delivers better linear output power compared to the base ballasting technique. Figure 8 shows the PAE plot for both ballasting techniques. Due to thermally stable and lower current consumption, the strap ballasting technique has better PAE. For the base ballast technique, the PAE failed to show continuous improvement compared to strap ballasting at higher output power. Table 1 provides the performance summary of the designed strap ballasting power amplifier.
Conclusion
In this work, a new linearization and thermal compensation technique for GaAs HBT PA is presented. The strap ballasting resistors play a vital role in improving the linearity of the PA without degrading the PAE. The fundamental issue of thermal runaway and its relation to linearity has been addressed, and a solution proposed. This has been proven using mathematical and simulation analysis. The fully integrated solution enables the design of a miniature PA confining to less than 1 mm 2 area. Results show that the PA built using strap ballasting technique is able to deliver a maximum output power of 36 dBm, without severe gain compression or expansion. Compared to the conventional base ballasting concept, this technique also helps deliver higher linear output power and PAE for a WCDMA signal profile. Hence, the proposed methodology is an effective, low-cost and a reliable solution for eliminating the bottleneck in designing a linear and efficient PA for mobile phone communication.
